

#### PARALLEL PROGRAMMING...

By Patrick Lemoine 2023.

## **Parallel Computing Using CUDA**

#### SESSION 4/6



#### **Programming Interface for parallel computing With CUDA**

What is CUDA?

Concepts

Running in parallel (Blocks)

Introduction Threads

Combining Threads & Blocks (Indexing)

Cooperating Threads (Shared memory)

Managing the device (Asynchronous operation)

**API Examples** 



#### What is CUDA ?



# What is CUDA ?

A proprietary platform developed by Nvidia that allows programmers to write C/C++ code that runs directly on Nvidia GPUs.



It also provides libraries and tools for various domains such as linear algebra, image processing, deep learning, etc.

- CUDA Architecture
  - Expose GPU parallelism for general-purpose computing
  - Retain performance
- CUDA C/C++
  - Based on industry-standard C/C++
  - Small set of extensions to enable heterogeneous programming
  - Straightforward APIs to manage devices, memory etc.

#### **CUDA**



Libraries – FFT, Sparse Matrix, BLAS, RNG, CUSP, Thrust...

## **GPU (**Graphics Processing Unit)





A GPU is uses to speed up the process of creating and rendering computer graphics, designed to accelerate graphics and image processing.

It is the most important hardware.

But have later been used for *non-graphic calculations* involving embarrassingly parallel problems due to their parallel structure.

# What is GPGPU ?

- General Purpose computation using GPU in applications other than 3D graphics
  - GPU accelerates critical path of application
- Data parallel algorithms leverage GPU attributes
  - Large data arrays, streaming throughput
  - Fine-grain SIMD parallelism
  - Low-latency floating point (FP) computation
- Applications see //GPGPU.org
  - Game effects (FX) physics, image processing
  - Physical modeling, computational engineering, matrix algebra, convolution, correlation, sorting

#### **CUDA:** Goals

- Scale code to hundreds of cores running thousands of threads
- The task runs on the GPU independently from the CPU



#### **CUDA: Structure**

- Threads are grouped into thread blocks
- Blocks are grouped into a single grid
- The grid is executed on the GPU as a kernel



# **CUDA: Scalability**

- Blocks map to cores on the GPU
- Allows for portability when changing hardware



#### **CUDA: Memory Tranfer**

cudaMemcpy( void \*dst, void \*src, size\_t nbytes, enum cudaMemcpyKind direction);

- returns after the copy is complete blocks CPU
- thread doesn't start copying until previous CUDA calls complete

enum cudaMemcpyKind

- cudaMemcpyHostToDevice
- cudaMemcpyDeviceToHost
- cudaMemcpyDeviceToDevice

# **CUDA: Host Synchronization**

All kernel launches are asynchronous

- control returns to CPU immediately
- kernel starts executing once all previous CUDA calls have completed

Memcopies are synchronous

- control returns to CPU once the copy is complete
- copy starts once all previous CUDA calls have completed cudaThreadSynchronize()
- blocks until all previous CUDA calls complete

Asynchronous CUDA calls provide:

- non-blocking memcopies
- ability to overlap memcopies and kernel execution

# **CUDA: Memory Hierarchy**

- Shared memory much much faster than global
- Don't trust local memory
- Global, Constant, and Texture memory available to both host and cpu



## **CUDA: Global and Shared Memory**

Global memory not cached on G8x GPUs

- High latency, but launching more threads hides latency
- Important to minimize accesses
- Coalesce global memory accesses (more later)

٠

Shared memory is on-chip, very high bandwidth

- Low latency (100-150times faster than global memory)
- Like a user-managed per-multiprocessor cache
- Try to minimize or avoid bank conflicts (more later)

# **CUDA: Texture and Constant Memory**

Texture partition is cached

- Uses the texture cache also used for graphics
- Optimized for 2D spatial locality
- Best performance when threads of a warp read locations that are close together in 2D

Constant memory is cached

- 4 cycles per address read within a single warp
- Total cost 4 cycles if all threads in a warp read same address
- Total cost 64 cycles if all threads read different addresses

# **CUDA: Coalescing**

- A coordinated read by a half-warp (16threads)
- A contiguous region of global memory:
  - 64bytes each thread reads a word: int, float, ...
  - 128bytes each thread reads a double-word: int2, float2, ...
  - 256bytes each thread reads a quad-word: int4, float4, ...

Additional restrictions:

- Starting address for a region must be a multiple of region size
- The kth thread in a half-warp must access the kth element in a block being read Exception: not all threads must be participating
  - Predicated access, divergence within a halfwarp

# **CUDA:** Coalescing

#### Coalesced memory accesses





#### Uncoalesced memory accesses





## **CUDA: Bank Conflicts**

- Shared memory is divided into banks
- Each bank has serial read/write access
- Bank addresses are striped
- If more than one thread attempts to access the same bank at the same time, they're accesses are serialized
- This is a bank conflict





#### **CUDA Concepts**





.....



#### Heterogeneous Computing ,..... Blocks ..... Threads . . . . . . . . . . . . . . . . . . . Indexing Shared memory \_syncthreads() . . . . . . . . . . . . . . . . . Asynchronous operation Handling errors Managing devices ÷.....

## **CUDA: Heterogeneous Computing**

- Terminology:
  - *Host* The CPU and its memory (host memory)
  - *Device* The GPU and its memory (device memory)





#### Device



cudaMemcpyDeviceToHost);

// Cleanup free(in); free(out); cudaFree(d\_in); cudaFree(d\_out); return 0;

#### parallel fn

serial code

parallel code serial code







3

#### **CUDA: Simple Processing Flow**



# **CUDA: Simple Processing Flow**



# **CUDA: Simple Processing Flow**



## **CUDA: Program**

#### \_global\_\_\_ void mykernel(void) {}

- CUDA C/C++ keyword \_\_global\_\_ indicates a function that:
  - Runs on the device

٠

- Is called from host code
- nvcc separates source code into host and device components
  - Device functions (e.g. mykernel()) processed by NVIDIA compiler
  - Host functions (e.g. main()) processed by standard host compiler
    - gcc, cl.exe



With device COde

#### mykernel<<<1,1>>>();

- Triple angle brackets mark a call from *host* code to *device* code
  - Also called a "kernel launch"
  - We'll return to the parameters (1,1) in a moment
- That's all that is required to execute a function on the GPU!

#### CUDA: Program

}

#### \_\_global\_\_\_void mykernel(void){}

```
int main(void) {
    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    return 0;
```



\$ nvcc hello.cu
\$ a.out
Hello World!
\$

**Output:** 

## **CUDA: Memory Management**

- Host and device memory are separate entities
  - Device pointers point to GPU memory
     May be passed to/from host code
     May not be dereferenced in host code
  - Host pointers point to CPU memory
     May be passed to/from device code
     May not be dereferenced in device code



- Simple CUDA API for handling device memory
  - cudaMalloc(),cudaFree(),cudaMemcpy()
  - Similar to the C equivalents malloc(), free(), memcpy()

# **CUDA: Addition on the Device**

// Allocate space for device copies of a, b, c
cudaMalloc((void \*\*)&d\_a, size);
cudaMalloc((void \*\*)&d\_b, size);
cudaMalloc((void \*\*)&d\_c, size);

// Setup input values
A = 2; b = 7;

#### // Copy inputs to device

cudaMemcpy(d\_a, &a, size, cudaMemcpyHostToDevice); cudaMemcpy(d\_b, &b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<1,1>>>(d\_a, d\_b, d\_c);

// Copy result back to host
cudaMemcpy(&c, d\_c, size, cudaMemcpyDeviceToHost);

// Cleanup
cudaFree(d\_a); cudaFree(d\_b); cudaFree(d\_c);
return 0;
}



#### **CUDA: Moving to Parallel**



GPU computing is about massive parallelism

So how do we run code in parallel on the device?

add<<< 1, 1 >>>();

add<<< N, 1 >>>();

Instead of executing add() once, execute N times in parallel

# **CUDA: Vector Addition on the Device**

With add() running in parallel we can do vector addition

```
Terminology: each parallel invocation of add() is referred to as a block
The set of blocks is referred to as a grid
Each invocation can refer to its block index using blockIdx.x
```

```
__global___void add(int *a, int *b, int *c)
{
     c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x];
}
```

By using **blockIdx.x** to index into the array, each block handles a different index On the device, each block can execute in parallel:



## **CUDA: Vector Addition on the Device**

#### #define N 512

#### int main(void) {

int \*a \*b \*c // host copies of a, b, c int \*d\_a, \*d\_b, \*d\_c; // device copies of a, b, c int size = N \* sizeof(int);

#### // Alloc space for device copies of a, b, c

cudaMalloc((void \*\*)&d\_a, size); cudaMalloc((void \*\*)&d\_b, size); cudaMalloc((void \*\*)&d\_c, size);

// Alloc space for host copies of a, b, c
// and setup input values
a = (int \*)malloc(size); random\_ints(a, N);
b = (int \*)malloc(size); random\_ints(b, N);
c = (int \*)malloc(size);

#### // Copy inputs to device

cudaMemcpy(d\_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d\_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU with N blocks
add<<<<N,1>>>(d\_a, d\_b, d\_c);

#### // Copy result back to host

cudaMemcpy(c, d\_c, size, cudaMemcpyDeviceToHost);

# // Cleanup free(a); free(b); free(c); cudaFree(d\_a); cudaFree(d\_b); cudaFree(d\_c); return 0;

#### **CUDA: Review**

- Difference between *host* and *device* 
  - *Host* CPU
  - *Device* GPU
- Using <u>global</u> to declare a function as device code
  - Executes on the device
  - Called from the host
- Passing parameters from host code to a device function

- Basic device memory management
  - cudaMalloc()
  - cudaMemcpy()
  - cudaFree()
- Launching parallel kernels
  - Launch N copies of add() with add<<<N,1>>>>(...);
  - Use **blockIdx.x** to access block index



**CONCEPTS** 

#### **INTRODUCING THREADS**

#### Heterogeneous Computing Blocks . .......... Threads Indexing . . . . . . . . . . Shared memory ..... \_syncthreads() . . . . . . . . . . . Asynchronous operation . . . . . . . . . . . . Handling errors Managing devices š.....

## **CUDA:** Threads

- Terminology: a block can be split into parallel threads
- Let's change add() to use parallel *threads* instead of parallel *blocks*

\_\_global\_\_ void add(int \*a, int \*b, int \*c) {
 c[threadIdx.x] = a[threadIdx.x] + b[threadIdx.x];
}

- We use threadIdx.x instead of blockIdx.x
- Need to make one change in **main()**...
## **CUDA: Vector Addition Using Thread**

#define N 512
int main(void) {
 int \*a, \*b, \*c;
 int \*d\_a, \*d\_b, \*d\_c;
 int size = N \* sizeof(int);

// host copies of a, b, c
// device copies of a, b, c

// Alloc space for device copies of a, b, c
cudaMalloc((void \*\*)&d\_a, size);
cudaMalloc((void \*\*)&d\_b, size);
cudaMalloc((void \*\*)&d\_c, size);

// Alloc space for host copies of a, b, c and setup input values
a = (int \*)malloc(size); random\_ints(a, N);
b = (int \*)malloc(size); random\_ints(b, N);
c = (int \*)malloc(size);

#### // Copy inputs to device

cudaMemcpy(d\_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d\_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU with N threads
add<<<1,N>>>(d\_a, d\_b, d\_c);

#### // Copy result back to host

cudaMemcpy(c, d\_c, size, cudaMemcpyDeviceToHost);

#### // Cleanup

}

free(a); free(b); free(c); cudaFree(d\_a); cudaFree(d\_b); cudaFree(d\_c); return 0;



### **CUDA: Combining Blocks and Threads**

- We've seen parallel vector addition using:
  - Many blocks with one thread each
  - One block with many threads
- Let's adapt vector addition to use both blocks and threads
- Why? We'll come to that...
- First let's discuss data indexing...

### **CUDA: Indexing Arrays with Blocks and Threads**

- No longer as simple as using **blockIdx.x** and **threadIdx.x** 
  - Consider indexing an array with one element per thread (8 threads/block)



 With M threads/block a unique index for each thread is given by: int index = threadIdx.x + blockIdx.x \* M;

### **CUDA: Indexing Arrays example**

• Which thread will operate on the red element?

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	ო –
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----



int index = threadIdx.x + blockIdx.x \* M;

$$= 5 + 2 * 8;$$
  
= 21;

## **CUDA: Vector Addition with blocks and Threads**

- Use the built-in variable blockDim.x for threads per block
   int index = threadIdx.x + blockIdx.x \* blockDim.x;
- Combined version of add() to use parallel threads *and* parallel blocks

```
_global__ void add(int *a, int *b, int *c) {
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    c[index] = a[index] + b[index];
}
```

• What changes need to be made in **main()**?

## **CUDA: Addition with Blocks and Threads**

#define N (2048\*2048) **#define THREADS PER BLOCK 512** int main(void) { int \*a, \*b, \*c; // host copies of a, b, c int \*d a, \*d b, \*d c; // device copies of a, b, c int size = N \* sizeof(int);

#### // Alloc space for device copies of a, b, c cudaMalloc((void \*\*)&d a, size);

cudaMalloc((void \*\*)&d b, size); cudaMalloc((void \*\*)&d c, size);

#### // Copy inputs to device

cudaMemcpy(d a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d b, b, size, cudaMemcpyHostToDevice); // Launch add() kernel on GPU

add<<<N/THREADS PER BLOCK THREADS PER BLOCK>>> (d a, d b, d c);

#### / Copy result back to host

cudaMemcpy(c, d c, size, cudaMemcpyDeviceToHost);

#### // Cleanup

free(a); free(b); free(c); // Alloc space for host copies of a, b, c and setup input values cudaFree(d a); cudaFree(d b); cudaFree(d c); return 0;

a = (int \*)malloc(size); random ints(a, N); b = (int \*)malloc(size); random ints(b, N); c = (int \*)malloc(size);

### **CUDA: Handling Arbitrary Vector Sizes**

- Typical problems are not friendly multiples of **blockDim.x**
- Avoid accessing beyond the end of the arrays:

```
_global__ void add(int *a, int *b, int *c, int n) {
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    if (index < n)
        c[index] = a[index] + b[index];
}</pre>
```

• Update the kernel launch:

add<<<(N + M-1) / M,M>>>(d\_a, d\_b, d\_c, N);

#### CUDA

- Launching parallel kernels
  - Launch N copies of add() with add<<<N/M,M>>>(...);
  - Use **blockIdx.x** to access block index
  - Use **threadIdx.x** to access thread index within block
- Allocate elements to threads:

int index = threadIdx.x + blockIdx.x \* blockDim.x;



**CONCEPTS** 

### **COOPERATING THREADS**

#### Heterogeneous Computing Blocks . Threads Indexing Shared memory ..... \_\_syncthreads() . . . . . . . . . . . . . Asynchronous operation . . . . . . . . . . . . Handling errors . . . . . . . . . Managing devices Sec. . . . . . . . . . .

### **CUDA: 1D Stencil**

- Consider applying a 1D stencil to a 1D array of elements
  - Each output element is the sum of input elements within a radius



• If radius is 3, then each output element is the sum of 7 input elements:

Implementing Within a Block

- Each thread processes one output element
  - blockDim.x elements per block
- Input elements are read several times
  - With radius 3, each input element is read seven times

### **CUDA: Sharing Data Between Threads**

- Terminology: within a block, threads share data via shared memory
- Extremely fast on-chip memory, user-managed
- Declare using <u>\_\_\_\_\_\_</u>, allocated per block
- Data is not visible to threads in other blocks



# **CUDA: Implementing with Shared Memory**

- Cache data in shared memory
  - Read (blockDim.x + 2 \* radius) input elements from global memory to shared memory
  - Compute blockDim.x output elements
  - Write blockDim.x output elements to global memory
  - Each block needs a halo of radius elements at each boundary



### **CUDA: Stencil Kernel**

}

\_\_global\_\_ void stencil\_1d(int \*in, int \*out) {
 \_\_shared\_\_ int temp[BLOCK\_SIZE + 2 \* RADIUS];
 int gindex = threadIdx.x + blockIdx.x \* blockDim.x;
 int lindex = threadIdx.x + RADIUS;

#### // Read input elements into shared memory

```
temp[lindex] = in[gindex];
if (threadIdx.x < RADIUS) {
   temp[lindex - RADIUS] = in[gindex - RADIUS];
   temp[lindex + BLOCK_SIZE] =
   in[gindex + BLOCK_SIZE];
```

#### 



#### **CUDA: Stencil Kernel**

#### // Apply the stencil

int result = 0; for (int offset = -RADIUS ; offset <= RADIUS ; offset++) result += temp[lindex + offset];



// Store the result
out[gindex] = result;
}

#### **CUDA: Data Race**

- The stencil example will not work...
- Suppose thread 15 reads the halo before thread 0 has fetched it...

```
temp[lindex] = in[gindex];
if (threadIdx.x < RADIUS) {
  temp[lindex - RADIUS = in[gindex - RADIUS]; Skipped, threadIdx > RADIUS
  temp[lindex + BLOCK_SIZE] = in[gindex + BLOCK_SIZE];
}
int result = 0;
result += temp[lindex + 1];
Load from temp[19]
```

## CUDA: \_\_\_\_syncthreads()

- void \_\_syncthreads();
- Synchronizes all threads within a block
  - Used to prevent RAW / WAR / WAW hazards
- All threads must reach the barrier
  - In conditional code, the condition must be uniform across the block



### **CUDA: Stencil Kernel**

```
_global__ void stencil_1d(int *in, int *out) {
    __shared__ int temp[BLOCK_SIZE + 2 * RADIUS];
    int gindex = threadIdx.x + blockIdx.x * blockDim.x;
    int lindex = threadIdx.x + radius;
```

#### // Read input elements into shared memory

```
temp[lindex] = in[gindex];
if (threadIdx.x < RADIUS) {
   temp[lindex - RADIUS] = in[gindex - RADIUS];
   temp[lindex + BLOCK_SIZE] = in[gindex + BLOCK_SIZE];
}</pre>
```

# // Synchronize (ensure all the data is available) syncthreads();

#### // Apply the stencil

int result = 0; for (int offset = -RADIUS ; offset <= RADIUS ; offset++) result += temp[lindex + offset];

#### // Store the result

out[gindex] = result;

### **CUDA: Review**

- Launching parallel threads
  - Launch N blocks with M threads per block with **kernel**<<<**N**,**M**>>>(...);
  - Use **blockIdx.x** to access block index within grid
  - Use threadIdx.x to access thread index within block
- Allocate elements to threads:

int index = threadIdx.x + blockIdx.x \* blockDim.x

- Use <u>shared</u> to declare a variable/array in shared memory
  - Data is shared between threads in a block
  - Not visible to threads in other blocks
- Use \_\_syncthreads() as a barrier
  - Use to prevent data hazards



### MANAGING THE DEVICE

	Heterogeneous Computing
	Blocks
	Threads
	Indexing
	Shared memory
	syncthreads()
	Asynchronous operation
	Handling errors
	Managing devices

CONCEPTS

### **CUDA: Coordination Host and Device**

- Kernel launches are asynchronous
  - Control returns to the CPU immediately
- CPU needs to synchronize before consuming the results

cudaMemcpy()	Blocks the CPU until the copy is complete Copy begins when all preceding CUDA calls have completed
cudaMemcpyAsync()	Asynchronous, does not block the CPU
cudaDeviceSynchronize()	Blocks the CPU until all preceding CUDA calls have completed

## **CUDA: Reporting Errors**

- All CUDA API calls return an error code (cudaError\_t)
  - Error in the API call itself
    - OR
  - Error in an earlier asynchronous operation (e.g. kernel)
- Get the error code for the last error: cudaError\_t cudaGetLastError(void)
- Get a string to describe the error:

char \*cudaGetErrorString(cudaError\_t)



printf("%s\n", cudaGetErrorString(cudaGetLastError()));

### **CUDA: Device Management**

• Application can query and select GPUs

cudaGetDeviceCount(int \*count)
cudaSetDevice(int device)
cudaGetDevice(int \*device)
cudaGetDeviceProperties(cudaDeviceProp \*prop, int

• Multiple threads can share a device



A single thread can manage multiple devices
 cudaSetDevice (i) to select current device
 cudaMemcpy (...) for peer-to-peer copies<sup>†</sup>

#### CUDA

- What have we learned?
  - Write and launch CUDA C/C++ kernels
    - \_\_global\_\_, blockIdx.x, threadIdx.x, <<<>>>
  - Manage GPU memory
    - cudaMalloc(), cudaMemcpy(), cudaFree()
  - Manage communication and synchronization
    - \_\_shared\_\_, \_\_syncthreads()
    - cudaMemcpy() vs cudaMemcpyAsync(), cudaDeviceSynchronize()



# **CUDA: Capability**

- The **compute capability** of a device describes its architecture, e.g.
  - Number of registers
  - Sizes of memories
  - Features & capabilities

Compute Capability	Selected Features (see CUDA C Programming Guide for complete list)	Tesla models
1.0	Fundamental CUDA support	870
1.3	Double precision, improved memory accesses, atomics	10-series
2.0	Caches, fused multiply-add, 3D grids, surfaces, ECC, P2P, concurrent kernels/copies, function pointers, recursion	20-series

- The following presentations concentrate on Fermi devices
  - Compute Capability  $\geq 2.0$

## **CUDA: IDs and Dimension**

- A kernel is launched as a grid of blocks of threads
  - blockIdx and threadIdx are 3D
  - We showed only one dimension (x)
- Built-in variables:
  - threadIdx
  - blockIdx
  - blockDim
  - gridDim



- Read-only object
  - Dedicated cache
- Dedicated filtering hardware (Linear, bilinear, trilinear)
- Addressable as 1D, 2D or 3D
- Out-of-bounds address handling (Wrap, clamp)





#### **CUDA: Textures**



### **CUDA API Examples ?**



### **CUDA: Which GPU do I have ?**

#### #include <stdio.h> int main()

{

```
int noOfDevices;
/* get no. of device */
cudaGetDeviceCount (&noOfDevices);
```

```
cudaDeviceProp prop;
for (int i = 0; i < noOfDevices; i++)
{</pre>
```

```
/*get device properties */
cudaGetDeviceProperties (&prop. i );
```

#### return 1;

#### Use cudaGetDeviceCount cudaGetDeviceProperties

#### Compilation

> nvcc whatDevice.cu -o whatDevice

Output

```
Device Name:Tesla C2050Total global memory:2817720320No. of SMs:14Shared memory / SM:49152Registers / SM:32768
```

For more properties see struct cudaDeviceProp

For details see CUDA Reference Manual

### **CUDA: "Timing with CUDA Event API»**

```
int main ()
{
                                             CUDA Event API Timer are.
     cudaEvent_t start, stop;
    float time;
                                             - OS independent
     cudaEventCreate (&start):
                                             - High resolution
     cudaEventCreate (&stop);
                                             - Useful for timing asynchronous calls
     cudaEventRecord (start, 0);
     someKernel <<<arids, blocks, 0, 0>>> (...);
    cudaEventRecord (stop, 0);
     cudaEventSynchronize (stop); - Ensures kernel execution has completed
     cudaEventElapsedTime (&time, start, stop);
     cudaEventDestroy (start);
     cudaEventDestroy (stop);
     printf ("Elapsed time %f sec\n", time*.001);
     return 1;
                                       Standard CPU timers will not measure the
}
                                       timing information of the device.
```

### **CUDA: "Memory Allocations / Copies»**

```
int main ()
  . . .
  float host_signal[N]; host_result[N];
                                          Host and device have separate physical memory
  float *device signal. *device result:
 //allocate memory on the device (GPU)
  cudaMalloc ((void**) &device_signal, N * sizeof(float));
  cudaMalloc ((void**) &device_result. N * sizeof(float));
  ... Get data for the host_signal array
 // copy host_signal array to the device
  cudaMemcpy (device_signal, host_signal , N * sizeof(float),
               cudaMemcpvHostToDevice):
  someKernel <<<< >>> (...);
 //copy the result back from device to the host
  cudaMemcpy (host_result, device_result, N * sizeof(float),
               cudaMemcpyDeviceToHost):
                                                                Cannot dereference
 //display the results
                                                                host pointers on device
  . . .
  cudaFree (device_signal); cudaFree (device_result) ;
                                                                and vice versa
```

#### **CUDA: "Basic Memory Methods»**

#### cudaError\_t cudaMalloc (void \*\* devPtr, size\_t size)

Allocates size bytes of linear memory on the device and returns in \*devPtr a pointer to the allocated memory. In case of failure cudaMalloc() returns cudaErrorMemoryAllocation.

#### Blocking call

Copies count bytes from the memory area pointed to by src to the memory area pointed to by dst. The argument kind is one of cudaMemcpyHostToHost, cudaMemcpyHostToDevice, cudaMemcpyDeviceToHost, or cudaMemcpyDeviceToDevice, and specifies the direction of the copy.

#### Non-Blocking call

#### 

cudaMemcpyAsync() is asynchronous with respect to the host. The call may return before the copy is complete. It only works on page-locked host memory and returns an error if a pointer to pageable memory is passed as input.

See also, cudaMemset, cudaFree, ...

#### CUDA: "Kernel»

The CUDA kernel is,

Run on device

Defined by \_\_global\_\_ qualifier and does not return anything

```
__global__ void someKernel ();
```

Executed asynchronously by the host with <<< >>> qualifier, for example,

```
someKernel <<<nGrid, nBlocks, sharedMemory, streams>>> (...)
someKernel <<<nGrid, nBlocks>>> (...)
```

The kernel launches a 1- or 2-D **grid** of 1-, 2- or 3-D **blocks** of **threads** Each thread executes the same kernel in parallel (SIMT) Threads within blocks can communicate via shared memory Threads within blocks can be synchronized

Grids and blocks are of type struct dim3

Built-in variables gridDim, blockDim, threadIdx, blockIdx are used to traverse across the device memory space with multi-dimensional indexing

#### **CUDA: "Grids, Blocks and Threads»**



<<< number of blocks in a grid, number of threads per block >>>

Useful for multidimensional indexing and creating unique thread IDs
int index = threadIdx.x + blockDim.x \* blockIdx.x;

#### **CUDA: "Thread Indices»**

#### Array traversal

int index = threadIdx.x + blockDim.x \* blockIdx.x;



### **CUDA: "Matrix Multiplication»**

#### Matrix-multiplication

Each element of product matrix **C** is generated by row column multiplication and reduction of matrices **A** and **B**. This operation is similar to inner product of the vector multiplication kind also known as vector dot product.



For size N × N matrices the matrix-multiplication  $C = A \cdot B$  will be equivalent to N<sup>2</sup> independent (hence parallel) inner products.
$$c = \sum_{i} a_{i} b_{i}$$

Serial representation
double c = 0.0;
for (int i = 0; i < SIZE; i++)
 c += a[i] \* b[i];</pre>

#### Simple parallelization strategy



```
__global__ void innerProduct (int *a, int *b, int *c)
 int product[SIZE];
                                   int i = threadIdx.x;
 if (i < SIZE)
                                      . . .
   product[i] = a[i] * b[i];
                                  int main ()
                                  {
                                     . . .
                                     innerProduct<<<grid, block>>> (...);
                                     . . .
                                                   Called in the host code
}
```



```
__global__ void innerProduct (int *a, int *b, int *c)
{
 int product[SIZE];
 int i = threadIdx.x;
 if (i < SIZE)
    product[i] = a[i] * b[i];
                                         Now we can sum the all the products to get
                                         the scalar c
       int sum = 0;
        for (int k = 0; k < N; k++)
           sum += product[k];
                                             Unfortunately this won't work for following reasons,
        *c = sum;
                                             - product[i] is local to each thread
}
                                              - Threads are not visible to each other
```



### **CPU** Version

```
void matrixMultiplication ( float* A, float* B, float* C, int WIDTH)
{
  for (i \neq 0 : WIDHT)
    for (j \neq 0 : WIDTH)
    for (k \neq 0 : WIDTH)
        a = A_i;
        b = B_j;
        sum += a * b;
    C<sub>ij</sub> = sum;
}
```

**GPU Version (Memory locations)** 



Partial rows and columns are loaded in shared memory

One row is reused to calculate two elements.

Multiple blocks are executed in parallel.

For a 16 x 16 tile width the global memory loads are reduced by 16.





```
___qlobal___ void matrixMultiplication(float* A, float* B, float* C, int WIDTH,
                                              int TILE WIDTH)
{
     ___shared__float A_S[TILE_WIDTH][TILE_WIDTH];
     __shared__float B_S[TILE_WIDTH][TILE_WIDTH];
     int bx = blockIdx.x; int by = blockIdx.y;
     int tx = threadIdx.x; int ty = threadIdx.y;
// row and column of the C element to calculate
     int Row = by * TILE_WIDTH + ty:
     int Col = bx * TILE_WIDTH + tx;
     float sum = 0;
// Loop over the A and B tiles required to compute the C element
     for (int m = 0; m < Width/TILE_WIDTH; ++m) {</pre>
// Collectively Load A and B tiles from the alobal memory into shared memory
          A_S[tx][ty] = A[(m*TILE_WIDTH + tx)*Width+Row];
          B_S[tx][ty] = B[Col*Width+(m*TILE_WIDTH + ty)];
          ____syncthreads();
          for (int k = 0; k < TILE_WIDTH; ++k)
               sum += A_S[tx][k] * B_C[k][ty];
          synchthreads();
     C \ [Row*Width+Col] = sum:
}
```



### Thank you for your attention !

